Better diagram credits.
This commit is contained in:
parent
98c842bed4
commit
0fb4cd8a0f
|
|
@ -51,7 +51,7 @@ The CPU will have ports for inputs / outputs, not a north and south bridge.
|
||||||
### Core architecture
|
### Core architecture
|
||||||
|
|
||||||

|

|
||||||
Made with [Drawio](https://app.diagrams.net/).
|
<sub>Made with [Drawio](https://www.drawio.com/).</sub>
|
||||||
|
|
||||||
### Registers and memory map.
|
### Registers and memory map.
|
||||||
|
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue