Typos.
This commit is contained in:
parent
8182769e79
commit
a81bd74d9c
23
README.md
23
README.md
|
|
@ -1,6 +1,7 @@
|
||||||
# Neoarcheon computer
|
# Neoarcheon computer
|
||||||
|
|
||||||
<sub>*Neoarcheon means "The new dawn of ancient times". It comes from "[Neo](https://en.wiktionary.org/wiki/neo-)", a prefix for "New" and "[Eoarchean](https://en.wikipedia.org/wiki/Eoarchean)", the first era in which life begun.*</sub>
|
<sub>*Neoarcheon means "The new dawn of ancient times".
|
||||||
|
It comes from "[Neo](https://en.wiktionary.org/wiki/neo-)", a prefix for "New", and "[Eoarchean](https://en.wikipedia.org/wiki/Eoarchean)", the era in which life began.*</sub>
|
||||||
|
|
||||||
----------
|
----------
|
||||||
|
|
||||||
|
|
@ -16,18 +17,13 @@
|
||||||
|
|
||||||
Make a turing complete computer from scratch.
|
Make a turing complete computer from scratch.
|
||||||
|
|
||||||
The computer will be composed of :
|
At first every part of the computer will be the "industrial" version :
|
||||||
- A CPU
|
|
||||||
- Some RAM
|
|
||||||
- Some ROM
|
|
||||||
|
|
||||||
At first every part will be the "industrial" version :
|
|
||||||
- The CPU from logic gates.
|
- The CPU from logic gates.
|
||||||
- The RAM a [SRAM](https://en.wikipedia.org/wiki/Static_random-access_memory) chip (*[UM61256BK-20](/Documents/Datasheets/UM61256.pdf) from 1993*)
|
- The RAM a [SRAM](https://en.wikipedia.org/wiki/Static_random-access_memory) chip (*[UM61256BK-20](/Documents/Datasheets/UM61256.pdf) from 1993*)
|
||||||
- The ROM another chip (*[D27C010](/Documents/Datasheets/D27C010-200V10.pdf) from 1986 !*)
|
- The ROM another chip (*[D27C010](/Documents/Datasheets/D27C010-200V10.pdf) from 1986 !*)
|
||||||
|
|
||||||
Then the aim is to replace them with made from scratch versions.
|
Then the aim is to replace them with made from scratch versions.
|
||||||
For the moment only the RAM is meant to be replaced with homemade magnetic core RAM.
|
For the moment only the RAM is meant to be replaced with homemade [magnetic core RAM](https://en.wikipedia.org/wiki/Magnetic-core_memory).
|
||||||
|
|
||||||
**NOT ANY SORTS OF AI WILL BE USED IN THIS PROJECT.**
|
**NOT ANY SORTS OF AI WILL BE USED IN THIS PROJECT.**
|
||||||
|
|
||||||
|
|
@ -41,19 +37,18 @@ I do not need a LLM to understand and make a computer.
|
||||||
|
|
||||||
The design is inspired of great people hard work :
|
The design is inspired of great people hard work :
|
||||||
- [Ben Eater's 8 bits breadboard computer](https://eater.net/8bit)
|
- [Ben Eater's 8 bits breadboard computer](https://eater.net/8bit)
|
||||||
- [Mattbatwings's minecraft computer tutorial](https://youtu.be/hAZEXqWLTmY?si=qgic0b28PMeOPs_l)
|
- [Mattbatwings's Minecraft computer tutorial](https://youtu.be/hAZEXqWLTmY?si=qgic0b28PMeOPs_l)
|
||||||
|
|
||||||
The core architecture will be inspired of the legendary [Intel's MCS-51](/Documents/Datasheets/8051.PDF) [microcontroller series](https://en.wikipedia.org/wiki/Intel_MCS-51).
|
The core architecture is inspired of the legendary [Intel's MCS-51](/Documents/Datasheets/8051.PDF) [microcontroller series](https://en.wikipedia.org/wiki/Intel_MCS-51).
|
||||||
|
|
||||||
The computer will be in 8 bits. The target frequency of the processor is 10mHz
|
The computer is in 8 bits. The target frequency of the processor is 10mHz
|
||||||
The CPU will have ports for inputs / outputs, not a north and south bridge.
|
|
||||||
|
|
||||||
### Core architecture
|
### Core architecture
|
||||||
|
|
||||||

|

|
||||||
<sub>Made with [Drawio](https://www.drawio.com/).</sub>
|
<sub>Made with [Drawio](https://www.drawio.com/).</sub>
|
||||||
|
|
||||||
### Registers and memory map.
|
### Registers and memory map
|
||||||
|
|
||||||
| Name | Long Name | Description |
|
| Name | Long Name | Description |
|
||||||
| :--: | :---------------------- | :--------------------------- |
|
| :--: | :---------------------- | :--------------------------- |
|
||||||
|
|
@ -70,7 +65,7 @@ The CPU will have ports for inputs / outputs, not a north and south bridge.
|
||||||
| :-: | :--: | :---------- |
|
| :-: | :--: | :---------- |
|
||||||
| 0 |
|
| 0 |
|
||||||
|
|
||||||
### The instruction set.
|
### The instruction set
|
||||||
|
|
||||||
Every instruction is 1 to 3 bytes long.
|
Every instruction is 1 to 3 bytes long.
|
||||||
First is the opcode, and the optionnal 2 bytes are the operands.
|
First is the opcode, and the optionnal 2 bytes are the operands.
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue