 Ulysse Cura
|
dddb1629a6
|
Original diagram.
|
2026-07-07 01:17:19 +02:00 |
Ulysse Cura
|
88a38a8c34
|
Adding Logo.
|
2026-07-07 01:13:45 +02:00 |
|
Ulysse Cura
|
2de5750a81
|
Adding ALU in simulation.
|
2026-07-07 01:10:52 +02:00 |
|
Ulysse Cura
|
dbcb0a6ffb
|
Pseudoinstruction swaped with instructions.
|
2026-07-07 01:10:37 +02:00 |
|
Ulysse Cura
|
afc6c17648
|
PSW register structure.
|
2026-07-07 01:10:15 +02:00 |
|
Ulysse Cura
|
f6643efaec
|
Typo in french README.
|
2026-07-06 19:23:11 +02:00 |
|
Ulysse Cura
|
2f6d31febc
|
Updated computer digram.
|
2026-07-06 18:58:06 +02:00 |
|
Ulysse Cura
|
b6b3fbebdd
|
Simluation for RAM and RAM related registers.
|
2026-07-06 18:57:51 +02:00 |
|
Ulysse Cura
|
00bd250808
|
README fr.
|
2026-07-06 16:39:21 +02:00 |
|
Ulysse Cura
|
a81bd74d9c
|
Typos.
|
2026-07-06 16:38:58 +02:00 |
|
Ulysse Cura
|
8182769e79
|
Starting to add PSW Register.
|
2026-07-06 15:13:38 +02:00 |
|
Ulysse Cura
|
0fb4cd8a0f
|
Better diagram credits.
|
2026-07-06 15:13:17 +02:00 |
|
Ulysse Cura
|
98c842bed4
|
Refoctoring of README.
|
2026-07-06 15:13:01 +02:00 |
|
Ulysse Cura
|
8a8da3ec39
|
Give a name to the computer.
|
2026-07-06 15:12:15 +02:00 |
|
Ulysse Cura
|
1f6ed34154
|
Updated diagram.
|
2026-07-06 15:11:56 +02:00 |
|
Ulysse Cura
|
3e3a3a5de3
|
Removed .history folder.
|
2026-07-06 01:27:50 +02:00 |
|
Ulysse Cura
|
b1a22d425e
|
Starting architecture, schematic and simulation.
|
2026-07-06 01:26:41 +02:00 |
|
Ulysse Cura
|
783a8ae58a
|
AI warning.
|
2026-07-05 16:13:16 +02:00 |
|
Ulysse Cura
|
85d6b4b221
|
Documents, summary and starting instruction set.
|
2026-07-05 16:03:14 +02:00 |
|
Ulysse Cura
|
617fcce334
|
First commit
|
2026-07-03 02:28:27 +02:00 |